

Function Description

- 4/8 channel synchronous measurement
- Maximum sampling rate of 144kSPS
- AC characteristics:
70kHz bandwidth
110 dB SNR
-109dB THD
- DC accuracy:
0.8 $\mu\text{V}/^\circ\text{C}$ DC temperature drift
1.3ppm/ $^\circ\text{C}$ gain temperature drift
- Optional operating modes:
High speed: 128kSPS, 106dB SNR
High resolution: 52kSPS, 110 dB SNR
Low power consumption: 52kSPS, 39mW/channel
Low speed: 10kSPS, 9mW/channel
- Built-in linear digital filter
- SPI™ or synchronous frame serial interface
- Low aperture error
- Supports modulator output mode
- Analog power supply: 5V
- Digital core: 1.8V
- I/O power supply: 1.8V - 3.3V



Application

- Vibration Analysis
- Multi-channel data acquisition
- Acoustic/Dynamic Strainer
- Pressure sensor

The DADS1274 (4-channel) and DADS1278 (8-channel) are 24-bit, ($\Delta - \Sigma$) analog-to-digital converters (ADCs) capable of up to 144k samples per second (SPS), allowing for simultaneous sampling of 4 or 8 channels. The chips are housed in the same package and can be scaled down. These high-resolution ADCs offer large usable bandwidth in audio applications, but with significantly less offset and drift than comparable industrial products. The DADS1274 and DADS1278 are suitable for high-precision industrial measurements requiring stringent DC and AC specifications. A high-order steady-state chopper regulator achieves very low drift and in-band noise. An on-chip decimation filter suppresses out-of-band noise. The analog-to-digital converter provides usable signal bandwidth up to 90% of the Nyquist rate, with in-band ripple less than 0.005 dB. Four operating modes allow users to choose a balance between speed, resolution, and power consumption. All operations are directly controlled by pins, eliminating the need for programmable registers.

The chip meets a wide temperature range (DADS1278-L2 and DADS1274-L2 support -55°C to $+210^\circ\text{C}$).

The chip is packaged in plastic eTQFP-64 and ceramic CQFP-64 packages.



Absolute Maximum Rating

Unless otherwise stated, operate within the room temperature range ⁽¹⁾.

		DADS1274, DADS1278	Unit
AVDD to AGND		-0.3 to +6.0	V
DVDD, IOVDD to DGND		-0.3 to +3.6	V
AGND to DGND		-0.3 to +0.3	V
Input current	Momentary	100	mA
	Continuous	10	mA
Analog input to AGND		-0.3 to AVDD + 0.3	V
Digital input or output to DGND		-0.3 to IOVDD + 0.3	V
Maximum welding temperature		+150	°C
Operating temperature range	DADS1274	-55 to +210	°C
	DADS1278	-55 to +210	°C
Storage temperature range		-60 to +210	°C

Stress exceeding these ratings may cause permanent damage. Prolonged exposure to absolute maximum conditions may reduce the reliability of the equipment. These are only stress ratings and do not imply functional operation of the equipment under these conditions or any other conditions exceeding the specified limits.

Electrical Characteristics

All specifications at AVDD=+5V, DVDD=+1.8V, IOVDD=+3.3V, f_{clk}=27MHz, VREFP=2.5V, VREFN= 0V, and all channels are active unless otherwise specified.

Parameter		Test conditions	TA = -55°C to 175°C (L1 package)			TA = 210°C (L2 package)			Unit
			MIN	TYP	MAX	MIN	TYP	MAX	
Analog inputs									
Full-scale input voltage FSR ⁽¹⁾		V _{IN} = (AINP – AINN)		±V _{REF}			±V _{REF}		V
Maximum input voltage		AINP or AINN to AGND	AGND – 0.1		AVDD + 0.1	AGND – 0.1		AVDD + 0.1	V
Common-mode input voltage (VCM)		VCM = (AINP + AINN)/2		2.5			2.5		V
Differential input impedance	High-speed mode ⁽²⁾			14		14			kΩ
	High resolution mode			14		14			kΩ
	Low power mode			28		28			kΩ
	Low speed mode			140		140			kΩ
DC characteristics									
		Data resolution	24						Bits
Noise		f _{CLK} = 32.768MHz		128,000			128,000		SPS ⁽³⁾
		f _{CLK} = 27MHz		105,469			105,469		SPS
	High resolution mode			52,734			52,734		SPS
	Low power mode			52,734			52,734		SPS
	Low speed mode			10,547			10,547		SPS
Integral nonlinearity (INL) ⁽⁴⁾		Differential input VCM = 2.5V		±0.0003	±0.0015			±0.0014	% FSR ⁽¹⁾
DC error				0.25	3			2	mV
DC deviation temperature drift				0.8					μV/°C
Gain error				0.1	0.5			0.5	% FSR
Gain Temperature Drift				1.3					ppm/°C
Noise	High-speed mode	Input shorting		8.5	68			16	μV, rms
	High resolution mode	Input shorting		5.5	13			12	μV, rms
	Low power mode	Input shorting		8.5	21			16	μV, rms
	Low speed mode	Input shorting		8.0	21			16	μV, rms
Common-mode suppression		f _{CM} = 60Hz	90	108		90			dB
Power supply suppression	AVDD	f _{PS} = 60Hz		80			80		dB
	DVDD			85			85		dB
	IOVDD			105			105		dB
V _{COM} output voltage		Unloaded		AVDD/2				AVDD/2	V

(1) FSR = Full amplitude range = 2V_{REF}.

(2) For the high-speed mode, the maximum value f_{clk} = 32.768MHz, and for other modes, the maximum value is 27MHz.

(3) SPS = sampling rate per second.

(4) Best-fit algorithm.

Electrical Characteristics (continued)

All specifications at AVDD=+5V, DVDD=+1.8V, IOVDD=+3.3V, $f_{CLK}=27\text{MHz}$, VREFP=2.5V, VREFN=0V, and all channels are active unless otherwise specified.

Parameter	Test conditions	T _A = -55°C to 175°C			T _A = 210°C			Unit
		MIN	TYP	MAX	MIN	TYP	MAX	
Communication characteristics								
	f=1kHz, -0.5dBFS ⁽⁵⁾		- 107					dB
Signal-to-noise ratio (SNR) ⁽⁶⁾	High-speed mode	88	106		101			dB
	High resolution mode	V _{REF} = 2.5V	101	110		103		dB
		V _{REF} = 3V		111				dB
	Low power mode	98	106		100			dB
Low speed mode	98	107		101			dB	
Total Harmonic Distortion (THD) ⁽⁷⁾	V _{IN} = 1kHz, -0.5dBFS		- 108	- 96			- 96	dB
Stray dynamic range			109					dB
Passband ripple			±0.005					dB
Passband			0.453 f _{DATA}					Hz
- 3dB bandwidth			0.49 f _{DATA}					Hz
With external mourning reduction	High resolution mode	95						dB
	Other modes	100						
Cutoff frequency	High resolution mode	0.547 f _{DATA}		127.453 f _{DATA}				Hz
	Other modes	0.547 f _{DATA}		63.453 f _{DATA}				Hz
Group delay	High resolution mode		39/f _{DATA}					s
	Other modes		38/f _{DATA}					s
Establishment time (lag time)	High resolution mode	Completed		78/f _{DATA}				s
	Other modes	Completed		76/f _{DATA}				s
Reference input								
Negative Reference Input (VREFN)		AGND - 0.1		AGND + 0.1	AGND - 0.1		AGND + 0.1	V
Reference input voltage (V _{REF}) ⁽⁸⁾ (V _{REF} = VREFP - VREFN)	0.1 ≤ f _{CLK} ≤ 27MHz	0.5	2.5	3.1	0.5	2.5	3.1	V
	27 < f _{CLK} ≤ 32.768MHz	0.5	2.5	2.6	0.5	2.5	2.6	V
DADS1274 Reference Input Impedance	High-speed mode		1.3			1.3		kΩ
	High resolution mode		1.3			1.3		kΩ
	Low power mode		2.6			2.6		kΩ
	Low speed mode		13			13		kΩ
DADS1278 Reference Input Impedance	High-speed mode		0.65			0.65		kΩ
	High resolution mode		0.65			0.65		kΩ
	Low power mode		1.3			1.3		kΩ
	Low speed mode		6.5			6.5		kΩ
Digital input/output (IOVDD = 1.8V to 3.6V)								
V _{IH}		0.7 IOVDD		IOVDD	0.7 IOVDD		IOVDD	V
V _{IL}		DGND		0.3 IOVDD	DGND		0.3 IOVDD	V
V _{OH}	I _{OH} = 4mA	0.8 IOVDD		IOVDD	0.8 IOVDD		IOVDD	V
V _{OL}	I _{OL} = 4mA	DGND		0.2 IOVDD	DGND		0.2 IOVDD	V
Digital port input leakage	0 < V _{IN DIGITAL} < IOVDD			±10				μA
Master clock rate (f _{CLK})	High-speed mode ⁽⁸⁾	0.1		32.768	0.1		32.768	MHz
	Other modes	0.1		27	0.1		27	MHz

(5) Worst-case channel crosstalk between one or more channels.

(6) The minimum signal-to-noise ratio is guaranteed by the limitation of DC noise characteristics.


(7) THD includes the first 9 harmonics of the input signal; low speed mode includes the first 5 harmonics.

(8) f_{CLK} is a maximum of 32.768MHz for high-speed mode and a maximum of 27MHz for all other modes.

DADS1274-L/DADS1278-L 4/8-Channel Simultaneous Sampling, 24-Bit Analog-to-Digital Converter

Parameter		Test conditions	T _A = -55°C to 175°C			T _A = 210°C			Unit
			MIN	TYP	MAX	MIN	TYP	MAX	
Power supply									
AVDD			4.75	5	5.25	4.75	5	5.25	V
DVDD ⁽⁹⁾			1.65	1.8	1.95	1.65	1.8	1.95	V
IOVDD			1.65		3.6	1.65		3.6	V
Power-down current	AVDD			40	60		65		μA
	DVDD			50	85		200		μA
	IOVDD			24	40		25		μA
DADS1274									
DADS1274 AVDD current	High-speed mode			65	65				mA
	High resolution mode			65	75				mA
	Low power mode			29	34				mA
	Low speed mode			6.5	8.5				mA
DADS1274 DVDD current	High-speed mode			11.5	15				mA
	High resolution mode			8	10				mA
	Low power mode			6	8.5				mA
	Low speed mode			1.75	2.25				mA
DADS1274 IOVDD current	High-speed mode			0.25	0.55				mA
	High resolution mode			0.15	0.3				mA
	Low power mode			0.15	0.3				mA
	Low speed mode			0.05	0.25				mA
DADS1274 Power consumption	High-speed mode			265	402.5				mW
	High resolution mode			257.5	392.5				mW
	Low power mode			122.5	220				mW
	Low speed mode			25	44.5				mW
DADS1278									
DADS1278 AVDD current	High-speed mode			130	150		168.75	231.25	mA
	High resolution mode			130	150		168.75	231.25	mA
	Low power mode			58	68		75	105	mA
	Low speed mode			13	17		15	27.5	mA
DADS1278 DVDD current	High-speed mode			23	30		24	31	mA
	High resolution mode			16	20		17	20	mA
	Low power mode			12	17		13	17	mA
	Low speed mode			3.5	4.5		3	5	mA
DADS1278 IOVDD current	High-speed mode			0.5	1.1		0.3	1.15	mA
	High resolution mode			0.3	0.6		0.2	0.75	mA
	Low power mode			0.3	0.6		0.2	0.75	mA
	Low speed mode			0.1	0.5		0.1	0.45	mA
DADS1278 Power consumption	High-speed mode			530	805			1182	mW
	High resolution mode			515	785			1182	mW
	Low power mode			245	440			546	mW
	Low speed mode			50	89			144	mW

(9) For high-speed mode, the maximum value $f_{CLK} \leq 32.768\text{MHz}$, and for other modes, the maximum value is 27MHz.




DADS1274/DADS1278 Pin Definitions

Pin		Function	Description
Name	No.		
AGND	6, 43, 54, 58, 59	Analog ground	Analog ground; using a single plane connected to DGND
AINP1	3	Analog Input	DADS1278: AINP[B:1] Positive analog input, channels 1 to 8. DADS1274: AINP[B:5] is connected to the internal ESD conductor and must be left floating. AINP[4:1] is the negative terminal of the analog input, channels 1 to 4.
AINP2	1	Analog Input	
AINP3	63	Analog Input	
AINP4	61	Analog Input	
AINP5	51	Analog Input	
AINP6	49	Analog Input	
AINP7	47	Analog Input	
AINP8	45	Analog Input	
AINN1	4	Analog Input	DADS1278: AINN[B:1] Analog input negative terminal, channels 1 to 8 DADS1274: AINN[8:5] is connected to the internal ESD conductor and must be floating. AINN[4:1] is the negative terminal of the analog input, channels 1 to 4.
AINN2	2	Analog Input	
AINN3	64	Analog Input	
AINN4	62	Analog Input	
AINN5	52	Analog Input	
AINN6	50	Analog Input	
AINN7	48	Analog Input	
AINN8	46	Analog Input	

DADS1274/DADS1278 Pin Definitions (Continued)

AVDD	5, 44, 53, 60	Analog power supply	Analog power supply (4.75V to 5.25V)
VCOM	55	Analog output	AVDD/2 Unbuffered Voltage Output
VREFN	57	Analog Input	Reference power input negative terminal
VREFP	56	Analog Input	Reference power input positive terminal
CLK	27	Digital input	Master clock input (f_{CLK})
CLKDIV	10	Digital input	CLK input drive control: 1 = 32.768MHz (high-speed mode) / others 27MHz 0 = 13.5MHz (low power) / 5.4MHz (low speed)
DGND	7,21,24, 25	Digital ground	Digital ground power supply
DIN	12	Digital input	Daisy chain Digital input
DOUT1	20	Digital output	DOUT1 is the TDM data output (TDM mode). DADS1278: DOUT[8:1] Data output of channels 8 to 1 DADS1274: DOUT[8:5] is internally connected to active circuitry. DOUT[4:1] Channel 4 to 1 data output
DOUT2	19	Digital output	
DOUT3	18	Digital output	
DOUT4	17	Digital output	
DOUT5	16	Digital output	
DOUT6	15	Digital output	
DOUT7	14	Digital output	
DOUT8	13	Digital output	
$\overline{DRDY/FSYNC}$	29	Digital Input/Output	Frame synchronization protocol: frame clock input; SPI protocol: data ready output.
DVDD	26	Digital power supply	Digital Core Power
FORMAT0	32	Digital input	FORMAT[2:0] selects frame synchronization/SPI protocol, TDM/discrete data output, fixed/dynamic position TDM data, and modulator mode /normal operation mode.
FORMAT1	31	Digital input	
FORMAT2	30	Digital input	
IOVDD	22,23	Digital power supply	I/O power supply (+1.65V to +3.6V)
MODE0	34	Digital input	MODE[1:0] selects high-speed, high-resolution, low-power, or low-speed operating modes.
MODE1	33	Digital input	
$\overline{PWDN1}$	42	Digital input	DADS1278:PWDN[8:1] Power-off control for channels 1 to 8. DADS1274: PWDN[8:5] must be 0V, PWDN[4:1] channels 1 to 4 are power-off controlled.
$\overline{PWDN2}$	41	Digital input	
$\overline{PWDN3}$	40	Digital input	
$\overline{PWDN4}$	39	Digital input	
$\overline{PWDN5}$	38	Digital input	
$\overline{PWDN6}$	37	Digital input	
$\overline{PWDN7}$	36	Digital input	
$\overline{PWDN8}$	35	Digital input	
SCLK	28	Digital Input/Output	Serial clock input, modulator clock output
\overline{SYNC}	11	Digital input	Synchronization signal input (all channels).
TEST0	8	Digital input	TEST[1:0] Test mode selection: 00=Normal operation 01=Not used 11 = Test mode 10 = Not used
TEST1	9	Digital input	

SPI Format Timing


$T_A = -40\text{ }^{\circ}\text{C}$ to $+105\text{ }^{\circ}\text{C}$, $IOVDD = 1.65\text{V}$ to 3.6V , and $DVDD = 1.65\text{V}$ to 1.95V , unless otherwise specified.

Symbol	Parameter	MIN	TYP	MAX	Unit
t_{CLK}	CLK period ($1/f_{CLK}$) ⁽¹⁾	37		10,000	ns
t_{CPW}	CLK pulse width	15			ns
t_{CONV}	Conversion period ($1/f_{DATA}$) ⁽²⁾	256		2560	t_{CLK}
t_{CD} ⁽³⁾	CLK to \overline{DRDY} falling edge time		21		ns
t_{DS} ⁽³⁾	Data retrieval time from the falling edge of DROY to the rising edge of SCLK	1			t_{CLK}
t_{MSBPD}	\overline{DRDY} Falling edge to DOUT MSB effective time (propagation delay)			16	ns
t_{SD} ⁽³⁾	SCLK Falling edge to \overline{DRDY} rising edge time		18		ns
t_{SCLK} ⁽⁴⁾	SCLK cycle	1			t_{CLK}
t_{SPW}	SCLK pulse width	0.4			t_{CLK}
t_{DOHD} ⁽³⁾⁽⁵⁾	The SCLK falling edge to the new DOUT is invalid (duration).	10			ns
t_{DOPD} ⁽³⁾	SCLK falling edge to new DOUT valid (propagation delay)			32	ns
				26	ns ⁽⁴⁾
t_{DIST}	The new DIN is valid for the falling edge of SCLK (setup time).	6			ns
t_{DIHD} ⁽⁵⁾	The old DIN parameter was effective on the falling edge of SCLK (duration time).	6			ns

(1) $f_{CLK} = 27\text{MHz}$ maximum value.


(2) Depends on $\text{MODE}[1:0]$ and CLKDIV options.

(3) \overline{DRDY} and the load of DOUT = 20pF

(4) For optimal performance, the f_{SCLK}/f_{CLK} ratio is limited to 1, 1/2, 1/4, 1/8, etc.

(5) t_{DOHD} (DOUT duration) and t_{DIHD} (DIN duration) are derived based on worst-case scenarios (digital power supply voltage and environment). Under the same conditions, with DOUT directly connected to DIN, the time edge is $>4\text{ns}$.

(6) DOUT1, TDM mode, $IOVDD=3.15\text{V}$ to 3.45V , while $DVDD=1.7\text{V}$ to 1.9V .

Frame-Sync Format Timing


TA = -40 °C to +125°C, IOVDD = 1.65V to 3.6V, and DVDD = 1.65V to 1.95V, unless otherwise specified .

Symbol	Parameter	MIN	TYP	MAX	Unit
t _{CLK}	CLK period (1/f _{CLK})	High-speed mode	27	10,000	ns
		Other modes	37	10,000	ns
t _{CPW}	CLK pulse width	11			ns
t _{CS}	Time from CLK falling edge to SCLK falling edge	-0.25		0.25	t _{CLK}
t _{FRAME}	Frame period (1/f _{DATA}) ⁽¹⁾	256		2560	t _{CLK}
t _{FPW}	FSYNC Pulse Width	1			t _{SCLK}
t _{FS}	Time from FSYNC rising edge to SCLK rising edge	5			ns
t _{SF}	Time from SCLK rising edge to FSYNC rising edge	5			ns
t _{SCLK}	SCLK cycle ⁽²⁾	1			t _{CLK}
t _{SPW}	SCLK Pulse Width	0.4			t _{CLK}
t _{DOHD} ⁽³⁾⁽⁴⁾	SCLK falling edge to previous DOUT failure time (duration time)	10			ns
t _{DOPD} ⁽⁴⁾	The effective time from the falling edge of SCLK to the next DOUT (propagation delay)			31	ns
				21	ns ⁽⁵⁾
				25	ns ⁽⁶⁾
t _{MSBDP}	The effective time (propagation delay) from the rising edge of FSYNC to DOUT MSB.			31	ns
				21	ns ⁽⁵⁾
				25	ns ⁽⁶⁾
t _{DIST}	The new DIN is valid for the falling edge of SCLK (setup time).	6			ns
t _{DIHD} ⁽³⁾	The old DIN parameter was effective on the falling edge of SCLK (duration time).	6			ns

(1) Depends on MODE[1:0] and CLKDIV options.

(2) SCLK must run continuously and the ratio of SCLK to f_{CU<} is limited to 1, 1/2, 1/4, and 1/8.

(3) t_{DOHD} (DOUT duration) and t_{DIHD} (DIN duration) are derived based on worst-case scenarios (digital power supply voltage and environment). Under the same conditions, when DOUT is directly connected to DIN, the time edge is >4ns.

(4) Load on DOUT = 20pF.

(5) DOUT1, TDM mode, IOVDD=3.15V to 3.45V, while DVDD=2V to 2.2V.


(6) DOUT1, TDM mode, IOVDD=3.15V to 3.45V, while DVDD=1.7V to 1.9V.

Overview

The DADS1274 (quad-channel) and DADS1278 (octa-channel) are 24-bit ADCs based on a delta-sigma ($\Delta - \Sigma$) architecture. They offer a superior combination of DC and AC performance. The block diagram of the chip is shown below. Note that the two devices are functionally identical, except that the DADS1274 has four ADCs and the DADS1278 has eight. The packages are identical, and the DADS1274 is pin-compatible with the DADS1278, allowing for hardware compatibility. The converter consists of four (DADS1274) or eight (DADS1278) sixth-order ($\Delta - \Sigma$) and low-ripple linear-phase FIR filters. The modulator measures the differential input signal $V_{IN} = (AINP - AINN)$ and the differential reference $V_{REF} = (VREFP - VREFN)$. The digital filter receives the modulator signal and provides a low-noise digital output. To balance speed, resolution, and power, four operating modes are supported: high speed, high resolution, low power, and low speed. The table below summarizes the performance of each mode. In high-speed mode, the maximum data rate is 144 kSPS. In high-resolution mode, $SNR = 111\text{dB}$ ($V_{REF} = 3.0\text{V}$); in low-power mode, power consumption is only 31mW/channel; and in low-speed mode, power consumption at 10.5kSPS is only 7mW/channel. Users can also bypass the digital filter and directly access the modulator output.

The **DADS1274/DADS1278** is configured by simply setting the appropriate I/O pins, without the need for register programming. It supports SPI and serial port data retrieval in synchronous frame formats. With daisy-chain outputs and external synchronization capabilities, the **DADS1274/DADS1278** can be easily used in systems requiring eight or more channels.

DADS1274/DADS1278 Block Diagram (reference)



(1) DADS1274 has four channels; DADS1278 has eight channels.

Table 2. Summary of Operating Mode Characteristics

Mode	Max Data Rate (SPS)	Bandwidth (kHz)	SNR (dB)	Noise (μV_{RMS})	Power/Channel (mW)
High-speed	128000	57984	106	8.5	70
High resolution	52,734	23,889	110	5.5	64
Low power	52,734	23,889	106	8.5	31
Low speed	10,547	4,798	107	8.0	7

Function Description

The **DADS1274/DADS1278** is a ($\Delta - \Sigma$) ADC consisting of four or eight independent converters that acquire the input signal in parallel. The converter comprises two main functional blocks for performing the ADC conversion: a modulator and a digital filter. The modulator samples the input signal and a reference voltage simultaneously to produce a digital output signal. The density of digital code flips is proportional to the analog input level relative to the reference voltage. The pulse stream is filtered by an internal digital filter, which produces the output conversion result. In operation, the modulator samples the input signal at a high rate (typically 64x higher than the final output data rate). The modulator's quantization noise is shifted to a higher frequency range, which is removed by the internal digital filter. Oversampling results in very low noise levels within the signal passband. Because the input signal is sampled at a very high rate, input signal aliasing does not occur until the input signal frequency is at the modulator's sampling rate. Due to the high modulator sampling rate, this architecture greatly relaxes the requirements for external anti-aliasing filters.

Sampling Aperture Matching

DADS1274/DADS1278 converters operate from the same CLK input. The CLK input controls the timing of the modulator sampling instant. The converters are designed to control the sampling skew or modulator sampling aperture matching between channels. Furthermore, the digital filters are synchronized to begin the convolution phase at the same modulator clock cycle. This design ensures good phase matching between the **DADS1274/DADS1278** channels. The phase matching of one 4-channel DADS1274 may not have the same degree of sampling matching as another DADS1274 (eight or more channels in total). Due to manufacturing variations, the resulting differences in internal clock signal coupling and the external CLK signal with each chip can cause significant sampling matching errors. Using a CLK tracker of the same length or an external clock distribution chip can help reduce inter-chip sampling matching errors.

Frequency Response

The digital filter establishes the overall frequency response. The filter employs a multi-stage FIR topology to provide minimal passband ripple and a linear phase with high cutoff frequency attenuation. The oversampling rate of the digital filter (i.e., the ratio of the modulator sample rate to the output data rate, or f_{MOD} / f_{DATA}) is an optional mode function.

Table 3. Oversampling rate comparison

Mode	Oversampling rate (f_{MOD} / f_{DATA})
high speed	64
High resolution	128
Low power consumption	64
low speed	64

Table 4. High -speed mode

f_{CLK} case

f_{CLK} (MHz)	V_{REF} (V)	DVDD (V)	Interface
$0.1 \leq f_{CLK} \leq 27$	0.5 to 3.1	1.65 to 1.95	Synchronization frame or SPI
$27 < f_{CLK} \leq 32.768$	0.5 to 2.6	1.65 to 1.95	Synchronization Frame

Clock Input (CLK)

The **DADS1274/DADS1278** requires a clock input to operate. Each converter in **the DADS1274/DADS1278** operates on the same clock input. For maximum data rates, the clock input is 27MHz or 13.5MHz in low-power mode, and 27MHz or 5.4MHz in

low-speed mode, depending on the CLKDIV input setting. For high-speed mode, the maximum CLK input frequency is 32.768MHz. For high-resolution mode, the maximum CLK input frequency is 27MHz. Operation in high-speed mode is limited by the clock input frequency.

The choice of external clock frequency (f_{CLK}) does not affect the resolution of **the DADS1274/DADS1278**. Using a low f_{CLK} reduces the power consumption of the external clock buffer. The output data rate is proportional to the clock frequency; the minimum clock frequency can be $f_{CLK} = 100$ kHz. The table below summarizes the ratio of clock frequency (f_{CLK}) to data rate (f_{DATA}), the maximum data rate, and the corresponding maximum clock input in four operating modes. For any high-speed data converter, a high-quality, low-jitter clock ensures optimal performance. Ensuring that the clock input does not overload, keeping the clock trace as short as possible, and using a 50Ω series resistor close to the source typically improves overall system performance.

Table 5. Clock Input Options

Mode Selection	MAX f_{CLK} (MHz)	CLKDIV	f_{CLK}/f_{DATA}	Data rate (SPS)
High speed	32.768	1	256	128000
High resolution	27	1	512	52,734
Low power	27	1	512	52,734
	13.5	0	256	
Low speed	27	1	2,560	10,547
	5.4	0	512	

Mode selection (MODE)


The **DADS1274/DADS1278** supports four operating modes: high-speed, high-resolution, low-power, and low-speed. These modes provide optimized speed, resolution, and power consumption, selected by the status of the digital input pins MODE[1:0]. The **DADS1274/DADS1278** continuously monitors the status of the MODE pins during operation.

Table 6. Mode Selection

MODE[1:0]	Mode Selection	MAX f _{DATA} ⁽¹⁾
00	High speed	128000
01	High resolution	52,734
10	Low power	52,734
11	Low speed	10,547

(1) f_{CLK} = 27MHz maximum (32.768MHz maximum in high-speed mode)

When using the SPI protocol, the $\overline{\text{DRDY}}$ pin remains high after a mode change occurs until data setup (or validity) is complete. In the synchronous frame protocol, the DOUT pin remains low after a mode change occurs until data setup (or validity) is complete, as shown in Figure 2 and Table 7. When DOUT changes to logic 1, it indicates that data is valid, and data can be read and detected from the chip.

Figure 2. Mode Selection

Table 7. New data after the pattern change

Symbol	Description	MIN	TYP	MAX	Unit
t _{NDR-SPI}	New Data Preparation Time (SPI)			129	Transform (1/f _{DATA})
t _{NDR-FS}	New data preparation time (Frame-Sync) ⁽¹⁾	127		128	Transform (1/f _{DATA})

(1) If the mode change is out of sync with the FSYNC clock, t_{NDR-FS} will vary between transitions 127 and 128. If the mode change is synchronized with FSYNC, t_{NDR-FS} will remain stable.

Synchronization (SYNC)

The DADS1274/DADS1278 can be synchronized by pulsing the $\overline{\text{SYNC}}$ pin low and then returning it high. When the pin goes low, the conversion process stops, and the internal counter used by the digital filter is reset. When the $\overline{\text{SYNC}}$ pin returns to high, the conversion process restarts. Synchronization allows the conversion to be aligned with external events, such as changes in the external multiplexer

on the analog input, or by referencing timing pulses. Because the **DADS1274/DADS1278** converters operate in parallel from the same

master clock and use the same $\overline{\text{SYNC}}$ input for control, they are always synchronized with each other. Aperture matching between internal channels is typically less than 500 ps. However, synchronization of multiple devices is somewhat different. Changes in the internal reset threshold between devices when they are powered on can cause uncertainty in the conversion timing. The $\overline{\text{SYNC}}$ pin can be used to synchronize multiple devices to the same CLK cycle. **Figure 3** shows the timing requirements for $\overline{\text{SYNC}}$ and CLK in SPI format. The timing requirements for frame synchronization format are shown in **Figure 4**. After synchronization, the indication of valid data depends on whether SPI or frame synchronization format is used. In SPI format, $\overline{\text{DRDY}}$ goes high once $\overline{\text{SYNC}}$ goes low; see **Figure 3**. After $\overline{\text{SYNC}}$ returns high, $\overline{\text{DRDY}}$ remains high while the digital filter stabilizes. $\overline{\text{DRDY}}$ goes low once valid data is ready to be retrieved. In the frame synchronization format, $\overline{\text{DOUT}}$ goes low once Sync goes low; see **Figure 4**. After $\overline{\text{SYNC}}$ returns high, $\overline{\text{DOUT}}$ remains low while the digital filter stabilizes. $\overline{\text{DOUT}}$ begins outputting valid data once valid data is ready to be retrieved. For proper synchronization, $\overline{\text{FSYNC}}$, $\overline{\text{SCLK}}$, and CLK must be established before setting $\overline{\text{SYNC}}$ high, and then kept running. If the clock inputs (CLK, $\overline{\text{FSYNC}}$, or $\overline{\text{SCLK}}$) are subsequently interrupted or reset, the $\overline{\text{SYNC}}$ pin must be re-asserted. For consistent performance, re-assert $\overline{\text{SYNC}}$ after the device is powered on when data first appears.

Figure 3. Synchronization Timing (SPI Protocol)





Figure 4. Synchronization Timing (Frame-Sync Protocol)




Power-Down(PWDN)

The **DADS1274/DADS1278** can be independently powered down using the PWDN input. To enter power-down mode, hold the corresponding PWDN pin low for at least two CLK cycles. To exit power-down, return the corresponding PWDN pin high. Note that when all channels are powered down, the **DADS1274/DADS1278** enters a microwatt (μW) power state, and all internal biases are disabled. In this state, the TEST[1:0] input pins must be driven; all other input pins can float. The **DADS1274/DADS1278** outputs remain driven. As shown in Figure 5 and Table 8, the SPI interface must undergo a maximum of 130 conversion cycles before reading data after power-down, and frame synchronization must undergo 129 conversion cycles. Data from running channels is unaffected. User software can implement the required delay time in any of the following ways:

1. Count the number of data transitions after the PWDN pin goes high.
2. After the PWDN pin goes high, delay for $129/f_{\text{DATA}}$ or $130/f_{\text{DATA}}$, then read the data.
3. Detect non-zero data in the power-on channel.

After one or more channels are powered on, these channels synchronize with each other. A SYNC pin is not required for synchronization. When a channel is powered off in TDM data format, the data on that channel is either forced to zero (fixed-position TDM data mode) or replaced by transferring the data from the next channel to an idle data location (dynamic-position TDM digital mode). In discrete data format, the data is always forced to zero. When a channel is powered on in dynamic-position TDM data format mode, the channel data remains packed until the data is ready, at which point the data frame is expanded to include the channel data that was just powered on.

Figure 5. Power-Down Timing



(1) For the SPI protocol, this occurs on the falling edge of DRDY/FSYNC. Closing all channels forces DRDY/FSYNC high.

Table 8. Shutdown Timing

Symbol	Description	MIN	TYP	MAX	Unit
t_{PWDN}	PWDN pulse width for entering power-off mode	2			CLK cycle
t_{NDR}	New Data Ready Time (SPI)	129		130	Transform ($1/f_{\text{DATA}}$)
t_{NDR}	New data readiness time (Frame-Sync) ⁽¹⁾	128		129	Transform ($1/f_{\text{DATA}}$)

(1) The FSYNC clock runs before the rising edge of PWDN. If PWDN is asynchronous with the FSYNC clock, $t_{\text{NDR-FS}}$ transitions between 127 and 128. If PWDN is synchronous with FSYNC, $t_{\text{NDR-FS}}$ is stable.

FORMAT[2:0]

The **DADS1274/DADS1278** via two interface protocols (SPI or Frame Synchronization) and several data format options (TDM/Discrete

and Fixed/Dynamic Data Location). The FORMAT [2:0] inputs are used to select from the options. Table 9 lists the available options. For details on DOUT modes and data locations, please refer to the DOUT Modes section.

Table 9. Data Output Format

FORMAT [2:0]	Interface Protocol	DOUT mode	Data
000	SPI	TDM	Dynamic
001	SPI	TDM	Fixed
010	SPI	Discrete	—
011	Frame synchronization	TDM	Fynamic
100	Frame synchronization	TDM	Fixed
101	Frame synchronization	Discrete	—
110	Modulator mode	—	—

Serial Interface Protocol

The **DADS1274/DADS1278** uses a serial interface to retrieve data. Two valid protocols are provided: SPI and Frame Synchronization. Both interfaces use the same pins: SCLK, DRDY/FSYNC, DOUT[4:1] (DOUT[8:1] for the DADS1278), and DIN. The FORMAT[2:0] pins select the desired protocol.

SPI Serial Interface

The SPI-compatible format is a read-only interface. Data retrieval is indicated by the falling edge of the DRDY output and shifted out on the falling edge of SCLK, with the MSB first. When used in multi-machine mode, this interface can use daisy-chained DIN inputs.

Note: The upper frequency limit for the CLK input in SPI format is 27MHz. When the CLK input operation exceeds 27MHz (high-speed mode only), the frame synchronization format is used.


SCLK

The serial clock (SCLK) is a Schmitt input and shifts data out on the falling edge of DOUT. When the DIN pin is used for daisy-chaining, data is also shifted in on the falling edge of DIN. The chip shifts data out on the falling edge and typically shifts in on the rising edge. If there is hysteresis at the SCLK input, it is recommended to keep SCLK as clean as possible to prevent accidental data shifting. SCLK can operate as fast as CLK. During transitions, SCLK can freely run or stop. Note that the time requirement from the falling edge of DRDY to the next rising edge of SCLK is f_{CLK} . For optimal performance, the f_{SCLK} / f_{CLK} ratio is limited to 1, 1/2, 1/4, 1/8, etc. When the chip is configured as a modulator output, SCLK becomes the modulator clock output.

DYDR/FSYNC (SPI format)

In SPI format, this pin is the DRDY output. It goes low when data is ready and returns high on the falling edge of the first SCLK clock cycle. If data cannot be retrieved (e.g., SCLK remains low), DRDY becomes a positive pulse before the next transition data is ready, as shown in Figure 6. New data is loaded one CLK cycle before DRDY goes low. All data must be shifted out before being overwritten.

Figure 6. DRDY Timings Without Readback



DOUT

The converted data is output on DOUT[4:1]/[8:1]. MSB data is valid on DOUT[4:1]/[8:1] when $\overline{\text{DRDY}}$ goes low. Subsequent data bits are shifted out on each falling edge of SCLK. In a daisy-chain configuration, data is shifted in via DIN and out after all channels displayed on DOUT have been shifted out. When the chip is configured as a modulator output, DOUT[4:1]/[8:1] becomes the modulator's data output.

DIN

Use this input when daisy-chaining multiple **DADS1274/DADS1278s** together. Connect the DOUT1 pin of the first device to the DIN pin of the next device, and so on. It can be used with SPI or frame synchronization formats. Data is shifted in on the falling edge of SCLK. When using only one **DADS1274/DADS1278**, connect DIN to the low bit.

Frame Synchronization Serial Interface

The frame synchronization format is often used in interfaces such as audio analog-to-digital converters (ADCs). It operates in a slave mode — the user must support the frame signal FSYNC (similar to the left/right clock of a stereo audio ADC) and the serial clock SCLK (similar to the bit clock of an audio ADC). Data is first output at the MSB or left-aligned on the rising edge of FSYNC. When using the frame synchronization format, the FSYNC and SCLK inputs must operate continuously according to the relationship shown in the frame synchronization timing requirements.

SCLK

The serial clock (SCLK) has a Schmitt trigger input and shifts out data on DOUT on the falling edge. When this pin is used in a daisy chain, it also shifts data on the falling edge of DIN. Although SCLK has hysteresis, it is recommended to keep SCLK as clean as possible to prevent failures caused by accidental data shifting. When using the frame synchronization format, SCLK must run continuously. If it is turned off, data readback will be corrupted. The number of SCLK cycles within a frame period (FSYNC clock) can be any power of two of the CLK period (1, 1/2, 1/4, etc.), as long as the number of cycles is sufficient to shift the data output from all channels within a frame. When the device is configured as a modulator output, SCLK becomes the modulator clock output.

DRDY/FSYNC (Frame Synchronization Format)

In frame synchronization format, this pin is used as the FSYNC input. The frame synchronization input (FSYNC) sets the frame period, which must be the same as the data rate. The number of f_{CLK} cycles required per FSYNC cycle depends on the mode selection and the CLKDIV input. Table 5 indicates the number of CLK cycles ($f_{\text{CLK}}/f_{\text{DATA}}$) to each frame. If the FSYNC cycle is not the correct value, data readback will be corrupted.

DOUT

The converted data is shifted on DOUT[4:1]/[8:1]. After FSYNC goes high, the MSB data becomes valid on DOUT[4:1]/[8:1]. Subsequent bits are shifted out with each falling edge of SCLK. If daisy-chained, the data shifted in using DIN is displayed on DOUT[4:1]/[8:1] after all channel data has been shifted out. When the device is configured as a modulator output, DOUT becomes the modulator data output.

DIN

when multiple **DADS1274/DADS1278s** are to be daisy-chained together. It can be used with SPI or frame synchronization formats. Data is shifted in on the falling edge of SCLK. When using only one **DADS1274/DADS1278**, connect DIN to the low bit.

DOUT mode


For SPI and frame synchronization interface protocols, data is shifted out in parallel data format (discrete mode) through a single channel DOUT pin, or in serial format through the common pin DOUT1 (TDM mode) to shift out data from all channels.

TDM mode

In TDM (Time Division Multiplexing) data output mode, data from all channels is shifted out sequentially on a single pin (DOUT1). As shown in Figure 7, data from channel 1 is shifted out first, followed by data from channel 2, and so on. After the last channel's data is shifted out, the data from the DIN input immediately follows. DIN is used for daisy-chaining data outputs of additional **DADS1274/DADS1278** or other compatible devices. Note that when all channels of **the DADS1274/DADS1278** are disabled, the

interface is also disabled, thus disabling the DIN input. The data format in TDM mode can be fixed or dynamic when one or more channels of the device are powered off.

Figure 7. TDM Mode (All Channels Enabled)



TDM Mode, Fixed-Position Data

In TOM data output mode, the channel data position is fixed regardless of whether the channel is closed. If a channel is closed, the data is forced to zero but still occupies the same position in the data stream. [Figure 8](#) illustrates the data stream when channels 1 and 3 are closed.

Data TDM Mode, Dynamic Position Data

In this TDM data output mode, when a channel is closed, a data stream position is moved from the higher channel to fill the empty data slot. [Figure 9](#) illustrates the data flow when channels 1 and 3 are closed.

Discrete Data Output Mode

In discrete data output mode, channel data is shifted out in parallel using separate data output pins DOUT[4:1]/[8:1]. After 24 SCLKs, the channel data is forced to zero. Closed channel data is also forced to zero. [Figure 10](#) illustrates the discrete data output format.

Figure 8. TDM Mode, Fixed-Position Data (Channels 1 and 3 Off)




Figure 9. TDM Mode, Dynamic Position Data (Channels 1 and 3 Off)





Figure 10. Discrete Data Output Mode



Daisy-Chaining

Multiple DADS1274/DADS1278s can be daisy-chained to output data from a single pin. The DOUT1 data output pin of one chip is connected to the DIN pin on the next chip. As shown in Figure 11, the DOUT1 pin of chip 1 provides output data to the controller, and the DIN pin of chip 2 is grounded. Figure 12 shows the data format when reading back data. The maximum number of channels that can be used in daisy-chaining is limited by the frequency f_{SCLK} , mode selection, and CLKDIV input. f_{SCLK} must be high enough to completely shift data out of all channels within one f_{DATA} cycle. Table 10 lists the maximum number of channels in a daisy chain when $f_{SCLK} = f_{CLK}$. To increase the number of possible data channels in the chain, a segmented DOUT scheme can be used to generate two

DADS1274-L/DADS1278-L 4/8-Channel Simultaneous Sampling, 24-Bit Analog-to-Digital Converter

data streams. Figure 13 shows four DADS1274/DADS1278s forming an DADS1274/DADS1278 daisy-chain pair. The channel data of each daisy-chain pair is shifted out in parallel and received by the processor through an independent data channel. Regardless of whether the interface protocol is SPI or frame synchronization, it is recommended to synchronize all chips by binding the SYNC input together. For SPI protocol synchronization, only the DRDY output of one DADS1274/DADS1278 needs to be monitored. In the frame synchronization protocol, data from all chips is ready after the rising edge of FSYNC. Because both DOUT1 and DIN are shifted on the falling edge of SCLK, the propagation delay on DOUT1 is based on the setup time of DIN. Minimize SCLK skew to avoid timing conflicts.

Table 10. Maximum Channels in a Daisy Chain ($f_{SCLK} : f_{CLK}$)

Mode Selection	CLKDIV	Maximum Number of Channels
High speed	1	10
High resolution	1	21
Low power	1	21
	0	10
Low speed	1	106
	0	21

Figure 11. Two -Devices Daisy Chain, SPI Protocol (FORMAT[2:0]=000 or 001)




Figure 12. Daisy Chain Data Format






Figure 13. Daisy-Chain DOUT Segmentation, Frame-Sync Protocol (FORMAT[2:0]=011 or 100)



Power Supplies

The DADS1274/DADS1278 has three power supplies: AVDD, DVDD, and IOVDD. AVDD is the analog power supply for the modulator, DVDD is the digital power supply for the digital core, and IOVDD is the digital I/O power supply. The IOVDD and DVDD power supplies can be connected together (+1.8V) if needed. For rated performance, it is crucial to place the 0.1 μ F and 10 μ F capacitors as close as possible to the power supply pins as possible. A single 10 μ F ceramic capacitor can be used instead of both capacitors. Figure 14 shows the startup sequence of the DADS1274/DADS1278. Upon power-up, turn on the DVDD power supply first, then IOVDD, and then AVDD. Check that the power supply sequence is correct, including the ramp rate of each power supply. DVDD and IOVDD can be sequenced simultaneously (e.g., if the power supplies are connected together). Each power supply has an internal reset circuit whose outputs are summed to produce a global power-on reset. A count of 2^{18} f_{CLK} cycles is performed after the power supply has exceeded the reset threshold and before the converter initiates the conversion process. After the CLK cycle, the DADS1274/DADS1278 suppresses the data from the 129-transformer to allow for fully stable data output. In the SPI protocol, DRDY remains high during this interval. In the frame synchronization protocol, DOUT is forced to zero. Power should be applied before driving any analog or digital pins. For consistent performance, assert SYNC after the device is powered on when the data first appears.

Figure 14. Start-Up Sequence



(1) Approximate power-on reset threshold

Modulator Output


The DADS1274/DADS1278 contains a sixth-order, single-bit, chopper-stabilized modulator followed by a multi-stage digital filter to

produce the conversion result. The modulator's data stream output is directly usable, bypassing the internal digital filter. The digital filter is disabled, thus reducing DVDD current, as shown in Table 11. In this mode, an external digital filter needs to be implemented in an ASIC, FPGA, or similar device. To invoke the modulator output, use FORMAT[2:0], as shown in Figure 15. DOUT[4:1]/[8:1] becomes the modulator data stream output for each channel, and SCLK becomes the modulator clock output. The DRDY/FSYNC pins become unused outputs and can be ignored. Frame synchronization and normal operation of the SPI interface are disabled, and SCLK changes from an input to an output, as shown in Figure 15.

Table 11. Modulator Output Clock Frequency

Mode [1:0]	CLKDIV	Modulator Clock Output (SCLK)	DADS1274 DVDD (mA)	DADS1278 DVDD (mA)
00	1	$f_{CLK}/4$	4.5	8
01	1	$f_{CLK}/4$	4.0	7
10	1	$f_{CLK}/8$	2.5	4
	0	$f_{CLK}/4$	2.5	4
11	1	$f_{CLK}/40$	1.0	1
	0	$f_{CLK}/8$	0.5	1


Figure 15. Modulator Output



(1) DADS1274 is a four-channel; DADS1278 is an eight-channel.

In modulator output mode, the frequency of the modulator clock output (SCLK) depends on the mode selection of the DADS1274/DADS1278. Table 11 lists a comparison of the modulator clock output frequency and DVDD current with the chip mode. Figure 16 illustrates the timing relationship between the modulator and data output. The data output is modulated into a 1s density data stream. When $V_{IN} = +V_{REF}$, the 1s density is approximately 80%, while when $V_{IN} = -V_{REF}$, the 1s density is approximately 20%.

Figure 16. Modulator output timing



Pin Test Using TEST[1:0] Input

The DADS1274/DADS1278 allows for continuous testing of digital I/O pins. In this mode, the normal function of the digital pins is disabled and routed to other functions (pairs) via internal logic, as shown in Table 12. The pins in the left column drive the output pins in the right column. Note: Some digital input pins become outputs; these outputs must be considered in the design. Analog inputs,

power, and ground pins remain normally connected. The test mode is achieved by setting the pin TEST[1:0]=11. For normal converter operation, set TEST[1:0]=00; do not use "01" or "10".


Table 12. Test mode pin mapping (Test[1:0]=11)

Input pins	Output pins
$\overline{\text{PWDN1}}$	DOUT1
$\overline{\text{PWDN2}}$	DOUT2
$\overline{\text{PWDN3}}$	DOUT3
$\overline{\text{PWDN4}}$	DOUT4
$\overline{\text{PWDN5}}$	DOUT5
$\overline{\text{PWDN6}}$	DOUT6
$\overline{\text{PWDN7}}$	DOUT7
$\overline{\text{PWDN8}}$	DOUT8
MODE0	DIN
MODE1	SYNC
FORMAT0	CLKDIV
FORMAT1	FSYNC/DRDY
FORMAT2	SCLK

VCOM Output

The VCOM pin provides an output with a voltage of $AVDD/2$. This output is used to set the common-mode output level of the analog input device. The drive capability of this output is limited; therefore, it should only be used to drive high-impedance ($>1M\Omega$) nodes. In some cases, external buffering is required. A $0.1\mu\text{F}$ bypass capacitor is recommended to reduce noise.

Figure 17. VCOM Output




Application Information

To obtain the specified characteristics from the **DADS1274/DADS1278**, the following layout and component guidelines must be considered.


- 1. Power Supply:** The chip requires three operating power supplies: DVDD, IOVDD, and AVDD. DVDD is allowed a range of 1.65V to 1.95V; IOVDD a range of 1.65V to 3.6V; and AVDD limited to 4.75V to 5.25V. All power supplies should be supplied using a 10 μ F tantalum capacitor and a 0.1 μ F bypass ceramic capacitor placed near the chip pins. Alternatively, a single 10 μ F ceramic capacitor can be used.
The power supply should be noise-insensitive and not shared with devices that generate voltage spikes (such as relays, LED display drivers, etc.). If a switching power supply is used, the voltage ripple should be low (less than 2mV) and the switching frequency should be outside the converter's passband.
- 2. Grounding:** A single ground connection can be used to connect the AGND and DGND pins. If separate digital and analog grounds are used, connect them together to the converter.
- 3. Digital Input:** It is recommended to connect a 50 Ω resistor in series between the digital input and the chip. This resistor should be placed near the driver terminal of the digital source (oscillator, logic gate, DSP, etc.). This method helps reduce ripple on digital lines (ripple will cause degradation of ADC characteristics).
- 4. Analog/Digital Circuits:** Place analog circuits (input buffers, references) and related wires together, ensuring they are kept away from digital circuits (DSPs, microcontrollers, logic). Avoid direct contact between digital and analog circuits. Crossing between lines reduces noise coupling and crossover.
- 5. Reference Power Input:** It is recommended to use a minimum 10 μ F tantalum capacitor and a 0.1 μ F ceramic capacitor directly connected to the reference inputs VREFP and VREFN. The reference inputs are driven by a low-impedance source. For optimal characteristics, the reference source must have in-band noise of less than 3 μ VRMS. If the noise of the reference source exceeds this level, it is necessary to introduce an external reference power supply filter.
- 6. Analog Inputs:** Analog input pins require differential drive to achieve the specified characteristics. A real differential driver or transformer (for AC applications) can be used for this purpose. Connect the analog inputs (AINP, AINN) in pairs from the buffer to the converter using short traces, using straight traces and away from digital wiring. Connect a 1nF to 10nF capacitor directly to the analog input pins AINP and AINN. Use a low-k dielectric (such as COG or chrome film) to maintain a low signal-to-noise ratio. Use a capacitor for each analog input to ground. Their capacitance should not exceed 1/10 of the differential capacitor (typically 100pF) to avoid common mode effects.
- 7. Component Placement:** Place the bypass capacitors for power supply, analog input, and reference power input as close to the chip pins as possible. This layout is especially important for small-capacity ceramic capacitors. Large-capacity decoupling capacitors can be placed further away from the chip than small ceramic capacitors. [Figures 18 to 20](#) illustrate the basic connections and interfaces that can be used with the DADS1274.

Figure 18. Basic Connection Diagram of DADS1274/DADS1278 for DSP




- (1) An external Schottky clamping diode or series resistor may be required to prevent overvoltage on the input. Place the THS4521 driver close to the DADS1278 input.
- (2) Indicates ceramic capacitor.
- (3) indicates COG ceramic capacitor.
- (4) Optional. Needle test mode.
- (5) These components retime the **DADS1274/DADS1278** data output for interfacing with the DSP.

Figure 19. Basic Differential Input Signal Interface



- (1) Use 10µF and 0.1µF capacitors for bypassing.
- (2) 2.7nF is used for low power mode; 15nF is used for low speed mode.
- (3) Backup driver OPA1632 (using ±12V power supply).

Figure 20. Basic Single-Ended Input Signal Interface

L1 (64-eTQFP) Package Information


Ordering Information List

Product Model	Description	Temperature Range	Packaging	Packaging	RoHS
DADS1274-L2	4-channel high-temperature synchronous acquisition ADC	– 55°C to +210°C	64-CQFP	160 / tray	Y
DADS1278-L2	8-channel high-temperature synchronous acquisition ADC	– 55°C to +210°C	64-CQFP	160 / tray	Y
DADS1274-L1	4-channel high-temperature synchronous acquisition ADC	– 55°C to +175°C	64-eTQFP	160 / tray	Y
DADS1278-L1	8-channel high-temperature synchronous acquisition ADC	– 55°C to +175°C	64-eTQFP	160 / tray	Y
DADS1278-L1	8-channel high-temperature synchronous acquisition ADC	– 55°C to +125°C	64-eTQFP	160 / tray	Y
DADS1274-L1	4-channel high-temperature synchronous acquisition ADC	– 55°C to +125°C	64-eTQFP	160 / tray	Y